This paper presents a high gain and low power 
Introduction
The rapid growth of wireless communications has resulted in a strong motivation toward developing high performance RF (radio frequency) systems. These systems contain various portable products, automotive collision avoidance radars, wireless local networks, local multi-point distribution service (LMDS), and other ISM band applications. The radar-based ACC (autonomous cruise control) first introduced from Mercedes-Benz in 1999 is widely available in many high and mid class automotive models. This system using 24-GHz radar sensor offers safety functions such as precrash sensing and collision. Most of well-known car companies and supplies are already working on the development of the next generation vehicle known as ASV (Advanced Safety Vehicle). The ASV consists of LRR (long range radar) with coverage up to 150 meters and SRR (short range radar) with coverage up to 30 meters. In the last 15 years, silicon-based 24-GHz short-range automotive radars have been investigated both by industry and academia [1] [2] [3] [4] [5] [6] . Therefore, next generation radar sensors may well be required to support 24-GHz band for compatibility and lower overall cost [7] [8] [9] [10] [11] [12] [13] [14] .
In this paper, we proposes a high gain and low power 24-GHz power amplifier (PA) for the automotive radar. The proposed circuit is fabricated using TSMC 0.13-µm RF CMOS (f T /f max =120/140 GHz) technology. The circuit is powered by a 1.5-V supply. It is designed using a 2-stage cascode scheme to improve power gain of the amplifier.
Power Requirement in the 24-GHz Band
The Federal Communications Commission (FCC) permits point-to-point wireless communication in the 24~24.25-GHz band, subject to limitations on the transmitted power and directionality of the transmitter. At a distance of 3 m from the transmitter, the maximum electric field permitted is 2.5 V/m. This translates to an average effective isotropically radiated power (EIRP) of 29.7 dBm [13] .
The FCC has also opened up 7 GHz of bandwidth from 22 to 29 GHz for vehicular short range radar applications. In this case, there is an average radiated power limit of -41 dBm/MHz which, if used over the entire 7-GHz bandwidth, corresponds to an EIRP of -2.5 dBm. Therefore, an amplifier designed for this application does not need to generate high output power and must instead be designed to have large bandwidth [13] .
Proposed Power Amplifier Scheme
The proposed PA is designed using TSMC 0.13-µm RF CMOS process. The cutoff frequency (f T ) and maximum oscillation frequency (f max ) have 120 GHz and 140 GHz, respectively. Important performance parameters of RF PA contain power gain, outputreferred 3 rd -order intercept point (OIP3) to test linearity, maximum power-added efficiency (PAE) over the whole band of interest, saturated output power (P sat ), reverse isolation (S12), input/output return loss (S11/S22), power consumption and chip size. Figure 1 shows the proposed 24-GHz CMOS power amplifier. The PA consist of common-source stage with inter-stage conjugate matching operating in Class-A mode, and it is powered by a 1.5-V supply. This circuit also has 2-stage cascade structure to achieve higher gain due to the larger output impedance and the alleviated miller capacitance. It uses transmission lines (T-lines) to reduce total chip size instead of real bulky inductors for input and output impedance matching. To input impedance matching, we use T-lines (T 1~T3 ) and MIM capacitor (C 1 ). The inter-stage matching networks are designed using T 4~T9 and C 5 . The T 10~T12 and C 8 are used for output matching network. To reduce RF noise, power supply noise and EMI, we used decoupling capacitors (C 2 ∼C 4 and C 6 ∼C 7 ). We designed optimization in width and length of T-lines to supply stable DC power at the drain regions using T 4 ∼T 6 and T 10 ∼T 12 .
Figure1. 24-GHz CMOS Power Amplifier

Layout Issues
The layout technique at the band frequency of 24GHz is very important to reduce parasitic capacitances. Figure 2 shows transistor arrangement layout with folded structure. A parasitic capacitance exists between every two of the four terminals of a MOSFET. Moreover, the value of each of these capacitances may depend on the bias conditions of the transistor, so these capacitances are very critical to degrade performance at high frequencies. Called a "folded" structure, the geometry in Figure 2 (b) exhibits substantially less drain junction capacitance than that in Figure 2 (a) while providing the same W/L.
For the transistor in Figure 2 (a), we have
where C DB and C SB are drain-to-bulk and source-to-bulk capacitances, respectively. We typically specify C j and C jsw as capacitance per unit area and unit length, respectively.
whereas for that in Figure 2 (b),
In the above calculations, we have assumed that the total source or drain perimeter, 2(W+E), is multiplied by C jsw . In reality, the capacitance of the sidewall facing the channel may be less than that of the other three sidewalls because of channel-stop implant [7] . Nonetheless, we typically assume all four sides have the same unit capacitance. The error resulting from this assumption is negligible because each node in a circuit is connected to a number of other device capacitances as well [7] . 
Results
The circuit is simulated using Agilent ADS and full-wave EM analysis is performed for all the passive structures. The speed of the bias mechanism is determined by the bias resistor and gate-source parasitic capacitor at the gate of the lower FET, and the settling time is about 4 ns based on the time-domain simulation when the input power of the PA changes from 5 to -5dBm. The amplifier is tested with a power supply of 1.5 V, and the DC current drawn with no RF input signal applied is 29.53 mA.
S-parameters (S11 and S12) of the amplifier in the test are plotted in Figure 3 . The S11 indicates how well the input is matched to 50 Ω. The S11 showed excellent value of -40.48 dB in the 24-GHz ISM band, but it was not designed for an input match to 50 Ω for the entire 21~26-GHz band. It should be noted that the requirement on S11 can be relaxed if the amplifier is integrated with the transmitter stages. The S12 indicates that the isolation from the output to the input is also excellent, exceeding -18 dB in the 24 GHz. Figure 4 shows power gain versus frequency when the amplifier is operating under saturated output power condition driven by a 13.8-dBm input. Maximum output power of 22 dBm (158.5 mW) is achieved at 24GHz, and over 20-dBm output power is available between 21 and 25 GHz. When biased at 14.77 mA (i.e., 50 % of 29.53 mA DC current with no RF signal applied), there is less than 3-dB reduction in output power, despite the transistor trans-conductance g m being reduced by half for all two stages. As shown in Figure 4 , the PA showed high power gain of 24.04 (12.02ⅹ2) dBm. condition driven by a 13.8-dBm input. At 24 GHz, the final gain stage of the power amplifier achieves a maximum output power density (power per source area) of 2 mW/μm 2 . The PAE exceeds 6 % between 22 and 25 GHz. The amplifier has over 22-dB power gain from 22 to 25 GHz with 3-dB gain flatness. Over 15-dB gain at maximum output power level facilitates integration of the amplifier in a transceiver as fewer predriver stages are required. When biased at 14.77 mA (i.e., 50 % of 29.53 mA DC current with no RF signal applied), there is less than 3-dB reduction in output power and slightly power PAE, despite the transistor trans-conductance g m being reduced by half for all two stages. As shown in Figures 5(a) and 5(b) , the PA showed high saturated output power of 21.5 dBm and maximum PAE of 7.1 %, respectively. Table 1 shows comparison results to recently reported 24-GHz power amplifiers. To test the linearity of the amplifier, a two-tone test was performed with a tone spacing of 100 MHz. As shown in Table 1 , the OIP3 is good linearity of 16.5 dBm. The proposed circuit showed highest power gain of 24.04 dB, the highest saturated power gain of 21.5 dBm, the lowest input/output return loss of -18.2 dB/-20.1 dB, the lowest power dissipation of 44.3 mW, and the smallest chip size of 0.12 mm 2 as compared to recently reported research results in [11] [12] [13] [14] . 
Conclusions
This paper proposed 24-GHz power amplifier with a high gain, low power and low chip size for the short range automotive radar. The proposed circuit was fabricated using TSMC 0.13-µm RF CMOS (f T /f max =120/140 GHz) process, and it was powered by a 1.5-V supply. To reduce total chip area and parasitic capacitances, we used transmission line matching and RF layout technique, respectively. The proposed CMOS power amplifier showed the smallest chip size of 0.12 mm 2 , the lowest power dissipation of 44.3 mW and the highest power gain of 24.04 dB as compared to recently reported research results.
